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SOS j n-channel, insulated gate field effect transistors
(IGFETs) were irradiated at room temperature with a 30 MeV
electron beam at doses from 10** to lO-'5 Rads (Si). The
effects of the irradiation on IGFET performance were
evaluated by measuring threshold voltage, saturation
t ransconduc tance and leakage current. Threshold voltage
decreased after each irradiation, up to the highest dose.
The threshold voltage behavior was as expected for a.n
n-channel IGFET undergoing gate oxide charge build-up. The
total dose was not large enough to exhibit threshold voltage
increases indicative of interface state generation. The
IGFETs were allowed to anneal for 107 hours at room
temperature. The threshold voltage recovered to
approximately sixty-five percent of its pre-irradiation
value within thirty hours. It then increased slo w 1 y to
about seventy-five percent of its pre-irradiation value b y
the end of the observed annealing time. Threshold voltage
rebound was not observed. Saturation t ransconduc tance
,
device gain, increased initially above its pre— irradiation
value. Irradiation at doses of 10'"' Rads (Si), or greater,
caused the device gain to decrease from the peak value until
it was about eighty percent of its pre— irradiation value at
the maximum dose. A method for obtaining useful back-
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I . INTRODUCTION
The sophisticated weaponry, complex electronic
components and interconnected communication systems used in
many military and civilian applications depend upon the
semiconductor, integrated circuit. These electronic systems
must have the ability to perform in hostile radiation
environments, both natural and man-made. The "hostile
environment" not onlv refers to nuclear weapons but also
nuclear reactors and space applications. To meet these
requirements, a wide variety of electronic systems must be
"hardened" to radiation.
Radiation "hardening" refers to making electronic
devices and systems less susceptible to damage or upset from
radiation. Table 1-1 CRef . 13 shows the various radiation
sources that can cause radiation damage in electronic
devices. Much research has been done to determine the
effects of different types of radiation sources on
semiconductor materials.
The three major radiation sources ar e : (1)
charged particles (ions, electrons, protons); (2) neutral
particles (neutrons); and (3) photons (gamma rays, x-rays).
Ionization is the major damage mechanism of photons and
charged particles. When applied in equal doses (measured in
Rads (Si ) ) , photons and charged particles cause equal
8
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amounts of ionization damage to a semiconductor material
CRef. 21. Srour et al. CRefs. 3 and h] and Cleveland [Ref
.
5] found the dose rate to be an important factor when
considering the effects of total dose on semiconductors. If
the same total dose is applied at different dose rates
different amounts^of damage can result. The permanent damage
from ionizing radiation is discussed in Chapter II. Ionizing
radiation causes induced trapped charge and interface states
at the si 1 i con- i nsu 1 ator boundary.
The chief damage mechanism of neutrons is displacement
of the lattice atoms. Displacement alters the crystal
structure of the material changing the minority carrier
lifetimes in semiconductor materials.
A. OVERVIEW
Radiation hardening of semiconductors often requires
special processing and/or special geometry for the device
layout CRef. 63. The special processing and geometric
layouts require added steps in the manufacturing process
increasing the cost of the device. Elaborate geometric
layouts decrease the packing density on the semiconductor
chip. Decreasing the density increases the cost per device.
A manufacturing technique is required that will "harden"
semiconductor devices without severely decreasing packing
density or adding processing steps. The requirement is that
the hardened semiconductor device be economical for civilian
and military use. Naval Ocean Systems Center ( MOSC ) . San
Diego, California has developed a silicon-on-sapphire
semiconductor device to meet the challenge of an economical
vet "hard" semiconductor CRef. 71.
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The focus of this thesis centers on the results of
irradiation of the n-channel SOS devices manufactured by
NOSC . An electron beam linear accelerator was used as the
irradiation source.
During the experiment completed for this thesis*
n-channel SOS devices were irradiated using the Naval
Postgraduate School ( NPS ) Linear Accelerator ( L I NAC ) . The
changes in device characteristics (threshold voltage,
saturation transconduc tance and leakage current) were
monitored after irradiation. Changes in device
characteristics measured the device response to total dose.
This thesis will center on a discussion of the radiation
effects due to total dose.
B. BACKGROUND
Development of SOS technology began in I97*t. Limited
production radiation-hard SOS devices manufactured by R.C.A.
were available by 1977. G.E. and Hughes did research on SOS
devices for use in computer memories and microprocessors.
SOS technology offered greater potential for higher speed
and density than bulk silicon technology CRef. 8].
Early attempts to use SOS technology required a high
degree of versatility on the part of circuit designers.
Leakage current, threshold voltage, and carrier mobility
vary widely from chip to chip and presented circuit design
limitations CRef. 9D. Technologies that did not have these
1 1
limitations soon replaced SOS technology in studies
concerned with radiation hardened circuits.
Recent advancements have been made in material science
leading to consistancy in SOS chip parameters. These
advancements have rekindled an interest in SOS technology as
a technique to produce radiation hard circuits.
C. PREVIOUS RESEARCH
Insulated gate field effect transistors (IGFETs) use a
capacitor action across the gate oxide insulator for
operation. Changes introduced in the insulator material or
the underlying silicon gate channel region change the IGFET
operating characteristics.
Operating characteristics can be carrier mobility?
recombination time. threshold voltage, or any of the other
parameters of a semiconductor device. The important
operating characteristics are a function of the scale
chosen. The parameters a circuit designer uses ar e device
gain, leakage current and threshold voltage. These
parameters are the ones used in this thesis to characterize
device operability.
SOS devices differ from bulk silicon devices only in the
substrate material. The numerous radiation studies on
n-channel, insulated gate field effect transistors can be
used to characterize the effects of radiation on SOS
devices. The occurrence of a significant ionizing radiation
12
induced back-channel leakage current in n-channel SOS
transistors is addressed as a separate problem CRef. ^ ] .
Srour et al. CRef. 3] gives a review and critical
evaluation of the research done on oxides and semiconductors
through 197A-. The report states that ionizing radiation
causes an unacceptably large threshold voltage shift in
semiconductor devices. This shift is due to a charge
build-up in the gate oxide and the introduction of interface
states at the silicon-oxide boundary. The large threshold
voltage shift was determined to be the limiting parameter
for device performance.
Threshold voltage is the gate voltage required to
activate the transistor. The exact amount of threshold
voltage shift that can be tolerated is a function of device
application. A change of more than fifty per cent in
threshold voltage is unacceptable for most transistor
applications due to biasing considerations.
Srour et al. CRef. h ] investigated the occurrence of
back-channel leakage current peculiar to SOS devices. Bacl'-
channel leakage current reached a saturation level at
approximately 10'"' Rads (Si) from a Co*" source. Back-
channel leakage current was able to be returned to its pre-
lrradiation value. Srour accomplished this by continu
irradiation of the SOS device with drain-to-source voltage
set to zero volts (ground). In the first irradiation, 5
volts was used for the drain to source voltage.
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The damage produced in the IGFET by ionizing radiation
may anneal out with time. Srour et al. found CRef. 3D
annealing to be a function of temperature and applied
voltage. Annealing does not always return the device to its
original condition (See Chapter II for further explanation).
A variety of research has been completed on annealing
and damage processes for many devices, covering a range of
applications. For the interested reader, the most recent
review of the field is contained in the IEEE Nuclear and
Space Radiation Effects Conference ( NSREC ) Short Course for
1985.
D. ORGANIZATION OF THESIS
The remainder of the thesis will be organized as
follows. Chapter II presents a brief review of insulated
gate field effect transistors (IGFETs) and the radiation
damage mechanisms applicable to them. Electron radiation
effects on matter and dose ar e also covered. Chapter Til
describes the eguipment hook-up and computer programs used
for data collection. The linear accelerator and
semiconductor chip design parameters ar& described. A
description of the methods used to characterize device
performance is presented. Chapter IV is the analysis of the
collected data with the raw data in Appendix D. Chapter v1




I I . THEORY
A basic radiation and insulated gate field effect
transistor (IGFET) theory will be presented with the idea of
giving a common basis for discussion. Since n-channel
IGFETs are the devices used in this thesis, the IGFET
devices referred to will be n-channel devices unless
otherwise stated. The radiation damage will refer to
electron beam effects and doses which, as pointed out in
Chapter I, can be correlated to gamma and proton doses in a
target material. The dose rate, gamma-dot, effects will be
addressed only when required since total dose is the major
concern in a single, unpaired, IGFET device.
A. IGFETs
Integrated circuit (IC) devices are more than one device
placed on a single semiconductor chip. The devices could be
transistors, capacitors, resistors, diodes, etc., or any
combination of these. The particular type of device used
for this thesis is the n-channel, insulated gate field
effect transistor (IGFET).
I . The N-Channel IGFET
The basic structure of an n-channel IGFET is shown
in Figure 2-1. As can be seen in Figure 2-la, the source















Figure 2-1 IGFET Layout Diagram.
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n-type inversion layer along the oxide-silicon interface
providing a channel for electron conduction. The ratio of
channel width, W , to channel length, L, will be an important
quantity in the equations describing IGFET parameters.
There are three major technologies used for IGFETs: bulk
silicon (Figure 2-2a ) ; s i 1 i con-on- i nsu 1 a tor (SOI) (Figure
2-2b ) ; and s 1 1 i con-on-sapph i re (SOS) (Figure 2-2c ) . Both n-
and p-channel devices are shown for comparison.
2 . I GFET Parameters
The primary equation that will be used for the
investigation of IGFET parameters is the equation for
saturation drain current, I D-„ t i <35 developed in Reference
10, and given by:
Id»** = K' (W/L) (Vg - Vs - V , ) 2 (2-1)
wher e
,
K' is proportional to HC <:: , ,, but, in general, is smaller
than this product CRef. 103.
C,,, = oxide capacitance per unit area
H = channel charge mobility
Vg = gate voltage
Vs = source voltage
V, = threshold voltage
The parameters that will be ideally modeled from
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Figure 2-2 Silicon IGFET technologies. N- and p-channel transistors
(left- and right-hand devices respectively).
the IGFET will be threshold voltage, v1 b ; t ransconduc tance
,
g m ; and leakage current. A method frequently employed to
obtain the first two of these parameters is to tie together
the gate and the drain of the transistor, Figure 2-3, and
then measure drain current as a function of applied drain
voltage as described below.
a. Threshold Voltage
With the substrate grounded, Vs=0 , and the
gate and drain tied together, V,, =Vg , it is apparent from
Equation 2-1 that a plot of the square root of the drain
current versus drain voltage will be linear. The threshold
voltage is easily obtained by extending the linear portion
of the curve back to the voltage axis and taking the
intercept, as shown in Figure 2-h . The actual curve varies
from the ideal linear curve modeled from Equation 2-i
because of the non-ideal behavior introduced by the free
carriers in the gate-channel region. These free carriers
cause a "leakage current" to flow below the conventional
threshold voltage.
b. Transconduc tance











Figure 2-3 IGFET electrical connections for device parameter measurement.
/i, -
Figure 2-4 Graph of sample data for determining transconductance
and threshold voltage. The saturation transconductance
is calculated from the slope of the linear portion of the
curve as explained in the text.
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g„„M t = 2K' (W/L) (Vg - Vs - V fc > (S-2a )
.
The slope of the curve in Fig. 2-A- can be used to determine
KMW/L). gmno«* also depends upon the selection of the gate
and source voltages. Selecting Vs = and Vg = V „ + 0.5 in
Equation 2-2a eliminates all the unknowns in the equation by
selecting typical gate and source voltages and gives the
form of the equation which will be used for calculating
transconductance:
g,n,„..„t. = K' (W/L) (2-2b
>
c. Leakage Current
Gate voltages below the threshold voltage should
ideally cut-off current flow in the transistor. However,
current does flow due to inversion charge that exists at
gate voltages below the threshold CRef. 103. This is
leakage current which can be measured directly.
B. ELECTRON RADIATION DAMAGE
A brief description of the types of radiation damage
caused by high enerqy electrons in matter and the method of
measurement of the amount of damage (dose) will be presented
in this sec t i on
.
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1 . Interaction of Electrons Uith Matter
As electrons making up a high energy electron beam
pass through a target material ( the primary interaction is
inelastic Coulomb scattering. The electrons lose energy in
the scattering process through both ionization and
br emsstr ah lung CRef. 11]. The amount of material required
to cause a given energy loss is a measure of the stopping
power of the material. Stopping power is defined as the
amount of energy lost by a particle per unit length of path
through the stopping material CRef. 123. The high energy
particles will follow a straight line in the original
direction of the incoming beam until the electron energies
are diminished to some low level. At these lower energies,
the electrons will be deflected through a broader angle
giving a more defuse beam.
a. Electron Elastic Collision
Elastic scattering of the incident high energy
electron, as a result of electron-nucleus collision, imparts
some of the electron's kinetic energy to the nucleus, or
atom. The recoiling atom then interacts with the
surrounding atoms, transferring energy from the atom to the
rest of the lattice. If the energy of the primary recoiling
atom is low, all that results is heating of the crystal
lattice. However, as the energy of the recoil atom
increases, a threshold energy is reached (15.9 eV for
silicon) where the recoil atom is ejected to a^~\
22
interstitial site leaving a vacancy behind. At even higher
energies, the recoil atom can have sufficient energy to
displace other atoms which, in turn, can displace even more
atoms in a cascading, billiard ball, fashion. This produces
d i sp 1 acement /Frenke 1 defects CRef. 13] . The amount of
energy that can be transferred in this manner is highly
dependent upon the mass ratios of the particles involved and
is therefore very small for the electron-nucleus collision.
Also, displacement damage primarily affects minority carrier
lifetimes which, as will be discussed later, have little
affect on the devices used for this thesis. For these
reasons, radiation damage from elastic collisions will not
be considered significant in this thesis and is discussed
here for completeness only.
b. Electron I on i za t i on/Co 1 1 i s i on Stopping Power
Ionization, or collision, stopping power is the
inelastic collision of the beam electrons with the atomic
electrons of the target material. Usually, inelastic
collisions with atomic electrons result in excitation or
freeing of the atomic electrons. See Figure 2—5.
The stopping power for inelastic collisions wit hi
atomic electrons is given by CRef. 14-3:
1 dE1= E^LNjlimcj^Z ln/j_V+ ln(l+T/S) + F ( t ) -6 \










Figure 2-5 Freeing of an electron by inelastic collision of a beam




P = Material density
N = Avogadro's number
r 2 = Square of the classical electron radius
mc 2 = Electron rest energy
Z = Atomic number
(I = (electron ve 1 oc i t y / ve 1 oc i ty of light)
A = Atomic weight
I = Mean excitation energy in MeV
(The experimentally obtained mean excitation energies for
a variety of elements can be found in tables CRef. 1 h ] . )
T = Kinetic energy of electrons in MeV
t = T /mc 2
F(t)= (1-ft 2 ) CI + (t 2 /8) - (2T+l)lnE]
6 = Density-effect correction CRef. 1 A-
]
The above equation is derived from the Bethe
theory using the Miller cross section (1932) and
elaborations of Rohrlich and Carlson (1953)* and Ueh 1 l nq
( 1 95 A- ) . The formula takes into account the electron cross
sections for the target electrons, relativistic cts*
the density of the target electrons with their screening
effect on the other electrons.
The tabulated value of the collision stopping
power for 30 MeV electrons in silicon is 1.3 (J 9 MeV-cm 2 /g
CRef. 143.
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c. Electron Rad i at i ve/Bremsstrah 1 ung Stopping Power
It is a common phenomenon in electro-magnetism
that when a charged particle is accelerated it radiates.
When the beam electrons undergo an inelastic Coulomb
collision with the nucleus, or the atomic electrons? of the
target atoms, their direction of travel is changed and they
radiate as shown in Figure 2-6. This radiation represents
an energy decrease for the beam electrons and is called
bremsstrah 1 ung radiation. The radiative stopping power of a
material is given by CRef. 1 A- ] :
1 dE
dX
= N o<r 2EZ 2 fJ,,[ 1
rad A




E = T + mc 2
pV, = d i mens i on 1 ess , scaled, radiative energy-loss cross
section for electron-nucleus interaction.
0i:;:; = d i mens i on 1 ess , scaled, radiative energy-loss cross
section for electron-electron interaction.
f ; /0,, is assumed to be one
ft , , values are aproximated from 1 east -squares curves
fitted from theoretical points based on the high
energy theory of Davies, Bethe and Maximon CRef. 1 A- D .
The tabulated value of the radiation stopping






Figure 2-6 Creation of a photon by
bremsstrahlung.
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3 . Damage Parameters
a. Range
Range is defined as the path length an electron
travels while being brought to rest in a material. It is
expressed in grams per square centimeter CRef. 11]. The
electrons are assumed to lose energy continuously as they
come to rest. If the range is divided by the density of the
target material, the most probable distance an electron can
travel will be determined. For 30 MeV electrons in silicon
the range is 13.83 g/cm 2 with the most probable distance




Dose represents the amount of energy deposited
in the material. It is expressed in rads (100 ergs/gram) if
one. square centimeter of surface area is assumed and the
particular material is specified. The front surface (thin
sample) dose will be used in this thesis because, as can be
seen in Figure 2-7, the electron beam is virtually
unaffected, and therefore constant, in its passage through
the target material. Also, the energy going into the
ionization and excitation of atoms is absorbed in the medium
rather close to the electron track, whereas most of the
energy lost in the form of br emss tr ah 1 ung travels far from
the track before being absorbed. Therefore, since dose is
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Figure S-7a . Computer simulation of the energy spectra for
electrons transmitted through 30 mil thick Al f2 3 (sapphire)
Spectra is normalized to one incident 30 MeV electron.
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EZZZ7J ANGULAR DIST AT 30 MEV
Figure 2-7b . Computer simulation of angular distributions
of transmitted and reflected electrons normalized to one
incident 30 MeV electron on a 30 mil thick Al f? 3 target.
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collison stopping power (Section B.l.b above) will be used
for dose calculations and will be taken to be a constant.
The total energy deposited by n electrons in a
thin target of density P and thickness d is:





Dividing both sides of Eguation 2-5 by the volume gives











This can be written in terms of § > the electron fluence in
electrons/cm 2 .
e, v = $ Scoi r (2-6b
Dividing through Eguation 2—6b bv the density gives the
energy deposited per gram. Now, by converting the energy
from MeV ' s to ergs, the dose is CRef. Ill:
DOSE = 1.6 x 10 " $ Scoi Rads (material) (2-7)
$ = electrons/cm 2
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Equation 2-7' will be used to compute the dose measured in
Rads (Si). As previously stated, S„i = 1.809 MeV-cm2/g for
30 MeV electrons in silicon.
C. RADIATION EFFECTS ON IGFETs
IGFET devices are majority carrier devices and are
therefore relatively insensitive to minority carrier
lifetime. This means that they are inherently hard to
neutron irradiation. Neutron irradiation will not adversely
affect IGFET characteristics until carrier removal is
initiated, which occurs at neutron levels of approximately
1 X 1 1'••'' neutrons/cm 2 CRef. 15]. IGFET devices, however, are
quite sensitive to total dose of ionizing radiation, which
affects the gate dielectric and the field region in bulk
silicon devices or the gate dielectric and the back channel
in the case of SOI or SOS devices. The rest of this chapter
describes these effects in detail.
1 . Gate Dielectric
The gate dielectric, S 1 :... (see Fig 2-1), is
particularly sensitive to total dose because of the positive
charge build-up in the oxide CRefs. 16 and 17]. The charge
build-up is brought about by the ionizing radiation freeing
the atomic electrons which are then rapidly swept out of the
oxide, on the order of picoseconds. The "holes", ionized
atoms, are not swept out in the same short time span because
of the slow mobility in S i ;; . at room temperature CRef. 18].
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The time span for hole removal in S i
Q
s is usually on the
order of tens of milliseconds for hardened oxides and
hundreds of seconds to years for soft oxides . However, the
holes do move under the influence of an applied, or self
induced, electric field and can become trapped at trapping
sites, or defects, in the oxide. Since the holes do move
under the influence of an applied field, the magnitude and
direction of the applied bias affects where and how much
charge is built-up as shown in Figure 2-8. The charge
build-up in the oxide induces an electric field in the
channel region thereby causing a decrease in the gate
voltage required to turn the transistor on. That is, the
threshold voltage becomes less positive for n-channel
devices and more negative for p-channel devices. The
decrease in threshold voltage is therefore a good indicator
of the amount of charge build-up in the gate oxide.
At moderate-to-high radiation, however, negative! ,
charged electronic states are generated at the oxide-silicon
interface. These states tend to compensate for the positive
charge that is trapped in the oxide layer by repelling
electrons from the channel region. At very high doses,
these interface states are the dominant damage mechanism and
result in an increase in the threshold voltage CRef. 173.
The effect of these competing mechanisms on gate threshold




































Figure 2-8a Hole migration in Si0
2
under the influence











Figure 2-8b Effects of bias on oxide charge build-up at the interfaces.
Q' = Gate charge per unit area; Q'QX = Oxide charge per
unit area; Q'
s









Figure 2-9 N-channel, IGFET threshold voltage shift.
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The amount of charge build-up in the gate oxide is
proportional to the damage done to the gate oxide. But,
even at room temperature, the holes do anneal out over time
as they recombine with electrons or cross the oxide-silicon
boundary. As the holes in the n-channel device anneal out,
the positive charge in the gate oxide decreases, leaving the
interface states to determine the threshold voltage shift.
The increase in the threshold voltage caused by the
interface states may continue to increase the threshold
voltage above its pre-r ad i a t i on value. Annealing of the n—
channel IGFET threshold voltage to a value more positive
than the initial value is called rebound CRef. 19].
2 . Field Reg ion
The devices used for this thesis are SOS devices and
not bulk silicon. The field region inversion is therefore
not a problem and will not be addressed. For further
information on field oxides, the reader is invited to refer
to the appropriate portions of References 10 and 18.
3 . Back Channel
The main driving force for the original use of the
SOI or SOS paired n- and p-channel IGFETs (commonly called
complimentary metal-oxide-semiconductors or CMOS) in
military systems was that it offered an absolute fix for the
CMOS latch-up problem. However, back channel problems can
occur in SOI and SOS technologies.
36
The original problem of latch-up occurs in CMOS
circuits because the normally inactive parasitic bipolar PNP
and NPN transistors shown in Figure 2-10 can become forward
biased in a gamma-dot environment. The gamma-dot
environment generates large pho tocurrents giving rise to IR
drops across the junctions which forward bias the parasitic
transistors. Once the junctions a.re forward biased* the
parasitic transistors form a silicon controlled rectifier,
SCR, as can be seen in Figure 2-11. If the circuit is not
destroyed by the high SCR currents, it still can not return
to normal operation until the junctions are no longer
forward biased, which normally requires removal of the
source voltages, V and Vs.
Latch-up can not possibly occur in CMOS circuits
employing SOS or SOI technologies because there are no
parasitic transistors to become forward biased as can be
verified by looking back at Figures 2-2b and c. However,
the dose received by the insulator substrate does produce a
net charge in the substrate in the same fashion that a net
charge is built-up in the gate oxide. The net charge in the
insulator substrate can produce a back channel in the
silicon between the source and drain along the silicon—
insulator interface (Fig. 2-12). This back channel is
characterized by an increased leakage current at zero bias





























































F 4- + + +
+ + + + +
SiO,
Al O (Sapphire) Back-channel
Figure 2-12 Back-channel in SOS IGFET.
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III. EXPERIMENT
Research on the SOS devices provided by NOSC was
conducted at the Naval Postgraduate School Accelerator
Laboratory ( NPSAL) . The linear accelerator (LINAC) provided
30 MeV electrons used to irradiate the SOS devices which
were at ambient temperature (approximately 295 K). The
chips were provided in unsealed thirty-four pin flat-packs
(Figure 3-1). The chips were intentionally manufactured
without metal covers and plastic cases to eliminate the
possibility of secondary radiation to the semiconductor-
chips. The elimination of secondary radiation allowed more
precise calculation of the dose received by the devices.
A. DEVICE FABRICATION
The SOS devices were fabricated at NOSC, San Diego,
California, on SOS wafers obtained from Union Carbide. The
fabrication specifications and procedures (Appendix A) were
conceived by Ron Reedy. The fabrication process was
conducted at temperatures below 850° C. If the devices are
processed at temperatures above 900° C, degradation of the
oxide coating reduces the radiation tolerance of the
devices CRef. 63.
Field implantation was done using boron at 30 KeV . The
boron concentration was 10 :li- cm ;> for the devices used in
^1
Figure 3-1 SOS IGFET Chip
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this thesis. Three gate sizes, 5, 10 and 15 microns, were
produced to allow for different device gains (Fig. 3-2) .
B. NPSAL LINAC
The LINAC at the Naval Postgraduate School is a
traveling wave type patterned after those built at Stanford
University in the early 1950's CRef. 203. The LINAC is a
disk loaded, circular wave-guide, thirty feet long in three
ten foot sections (Fig. 3-3). It consists of a series of
three klystrons used to accelerate electrons to relativist ic
energies of from 15 MeV to 100 MeV. The experiments on the
SOS devices were conducted using 30 MeV electrons which
required only one klystron. The LINAC pulses sixty times
per second with a pulse duration of approximately one
microsecond. Relativistic electrons are focused on a target
inside the target chamber (held at a vacuum of 1 Htorr) with
quadropole magnets. The beam area is variable from a one
millimeter diameter spot to a few square centimeter
rectangle. A one square centimeter square was obtai
before each irradiation of a sample by focusing the beam on
the phosphor screen described in Section C.l. of this
chapter. The centimeter square beam was used for the SOS
device irradiation.
Electron fluence is measured utilizing a secondary
emission monitor (SEN) located inside the target chamber. As









































































































voltage is measured across the capacitor using a voltage
integrator circuit. The total number of electrons that have
passed through the SEM is determined by:
N = Q ra /q (3-1 )
where N is the total number of electrons, q is the charge
per electron and Q B is the beam charge.
Previous scattering experiments used a Faraday cup to
calibrate the large SEM. The electron collection efficiency
of the large SEM was determined to be 6'/. CRef. 221. The
Faraday cup has since been removed and the large SEM has
become the standard for electron beam fluence. The small
SEM used in this thesis was calibrated against the large SEM
and determined to be 2 . 6'A efficient at collecting electrons.
Using this information and the general charge relationship
for a capacitor:
Q = C V (3-2)
where Q is the charge? C is the capacitance and v1 is the
accumulated voltage, Equation 3-1 becomes:
N = C W (0.026 q) (3-3)
By dividing both sides of Equation 3-3 by the beam area, A,
the fluence is determined to be:




1 . Chip Mounting
Each semiconductor chip package was mounted on a
target chamber test stand. The stand utilized a fabricated
flat-pack mount for external connections to the individual
devices on the chip. The external connections allowed the
voltages of individual chip devices to be varied. A
phosphor coated target foil with one-half centimeter
reference grid lines was attached directly below the
flat-pack mount (Fig. 3-4-) . The phosphor glowed when
subjected to electron beam bombardment. The bright phosphor
spot allowed focusing of the electron beam before moving the
chip into the beam. O'Reilly CRef. 23] has determined that
the beam spot size shown on the television monitor is 55 per
cent larger than the actual beam ar e a for a new phosphor
screen. The error decreases to zero as the phosphor screen
is "seasoned" in the beam. The beam area was corrected for
this known error.
3 . Test Equipment Hook-U p
The list of test equipment used in the experiment is
contained in Appendix B. Specific comments on equipment
usage and limitations will be presented when applicable.
Three tests were performed to obtain the data required for
determination of device operating characteristics.
The equipment hook-up for obtaining threshold







































Figure 3-5 Test equipment set-up for transconductance and threshold voltage data.
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The technique of tying the drain and gate together
(described in Chapter II) was employed in this test set-up.
The Keithley 617 was used as the voltage source and
electrometer. The 3.6 mill iamp current limit of the voltage
source caused some limiting of the collected data for the
bulk silicon devices used for comparison purposes. The
current limit was not considered a serious limitation since
the maximum allowable bulk silicon device current was 5
milliamps. The current limitation of the voltage source did
not effect the SOS device data collection since all current
readings were below 0.3 milliamps.
A Basic language computer program (Appendix C) was
written to interface the Zenith 121 computer and Keithley
test equipment via an IEEE-^+Q8 interface bus. The
computer's speed for repetitive operations was used to
obtain the numerous voltage versus current data points
required for the threshold voltage and t ransconduc t ance
data. A graphic display of the recorded data is shown in
Figure 3-6. The data of all four devices on a single chip
could be collected within twelve minutes of the completion
of irradiation. This was done to minimize the
post- l rr ad l a t i on annealing of the damage received by the
devices. More importantly, this process ensured that all
devices had annealed for the same period of time prior to
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GftTE-ORfilN V0LTA6E CvoUs)
Figure 3-6 Representative graph of the data used for
determining gmMt and Vx . The graphs used for determining
all the data points are contained in Appendix D.
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The second equipment set-up (Fig. 3-7) was used to
obtain leakage current readings at low drain-to-source
voltages for the bulk silicon devices. The computerized
collection of data for this test was completed using the
same computer program written for the SOS data collection
process. Leakage current readings for the SOS devices were
taken using the previously described equipment set-up for
threshold voltage and t ransconduc tance data. It was
possible to use this same set-up because the current was
constant for applied voltages from zero to one volt.
The data obtained by the computer fit the
requirements of a square law device (see Eq . 2-1). However,
it was necessary to ascertain that the square law device was
indeed a transistor. The curve tracer confirmed the














Figure 3-7 Test equipment set-up for leakage current data.
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IV. DATA AND ANALYSIS
In the experiment completed) nine SOS IGFETs on three
different chips were irradiated with 30 MeV electrons at
doses from 1 0*+ Rads (Si) to 1CK3 Rads (Si). The three SOS
chips were labeled M, L and S with the devices on each chip
labeled A, B? C and D. Out of the twelve possible devices
on the three chips, only nine were operational. Drain
current versus gate voltage data was taken before and after
each irradiation for these nine devices as outlined in
Chapter III. Threshold voltage and Qmrn^-b were obtained from
plots of this raw data (Appendix D) . The data is analyzed
in this chapter and discussed in Chapter V.
A. THRESHOLD VOLTAGE DATA
Threshold voltage data was obtained as follows. The
devices were exposed to increasing dose levels. The first
dose that a device was exposed to was recorded. The next
time the same device was exposed, the dose level was at\
order of magnitude greater. Each successive exposure of the
same device was approximately an order of magnitude greater
than the previous dose. This procedure minimized the
effects of the previous exposure on device response. Tables
A--1 and A--S give the individual doses and the total
accumulated doses for the samples.
5^+
TABLE 4—1















First Dose 1.0 X 1 0" 1.0 X 1 '+
Second Dose 1 . X 1 0""J 1.1 X 10-"5
!
Third Dose 1 1 .0 X 106 1.1 X 10&
1
TABLE 4-2
DOSES FOR CHIPS S AND L
i
I nd i v idua 1 Dose





First Dose 1.0 X 1 0" 1 .0 X 10"
Second Dose 1 . X 1 ffl 1.1 X 10-'
Th ird Dose 5 . 2 X 1 0""' 6.3 X 10-"'
Fourth Dose 1 . X 1 0" 1 .6 X 10"
i
I n versus Vg was measured before and after each dose.
The square root of In versus Vg was plotted from this data
(Appendix D). The threshold voltaqes listed in Table 4-3
were obtained using the method outlined in Chapter II (see
Fig. 2-4). Since threshold voltages vary from device to
device, all threshold voltages were normalized to one to aid
in comparison of the data on a single graph. Normalization
was accomplished by dividing the threshold voltage by its
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TABLE <+-3
THRESHOLD VOLTAGE IN VOLTS
Gate Size
( m icrons ) 10
Dose





lip and device id<
MC MD SB
5 15 15




Pre-Rad 3.38 3. 18 1 .95 3.30 3.80 8.78 8.55 8.60 3.75
1 .0 X 10"* 3.05 3.86 1 .55 1 .h5 8.68 3.60 8.^+8 8.65 3.66
1.1 X 10^ 8.25 3.13 0.78 8.60 1 .85 1 .65 1 .70 3.35 1 .66
6.3 X 10 s5 0.35 0.50 0.65 1 .05 .68
1.1 X 10* 0.13 0.50 -0.5 0.83
1.6 X 10* 0.35 0. 13 0.00 0.^0 . <+0
Hours after
F i na 1





27 1 .88 1 .70
1
1.71
59 8.15 1 .85 8.00
83 8.35 8.^+8
107 3.35 3.55 1
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pre- i rrad i at i on value. Figure h— 1 shows the plot of
normalized threshold voltage versus total dose. The
threshold voltages decreased rapidly with increasing dose
above 10'-' Rads (Si).
The samples underwent annealing at room temperature.
The annealing affects upon threshold voltage are shown in
Figure A--S . Three devices, one-third of the total tested,
failed during the annealing period. Two of these devices
failed due to mechanical damage. The damage would not have
occured if the chips had been packaged for actual circuit
usage. As previously stated, the chips were packaged far
experimental work and extremely susceptible to failure from
mechanical shock. The mechanical shock could be as small as
a breeze ar a piece of paper. Forces as small as these can
cause dislodging of the thin bonding pad wires. The third
device failed for unknown reasons.
B. GAIN DATA
The saturation transconductance, g,„ua i, (Eq. 2 —2b), is
listed in Table ^+-3 for each total dose and annealing time.
The normalized transconductance versus dose and annealing
time are platted in Figures ^+-3 and "h--^ , respectively.
C. LEAKAGE CURRENT
No significant data was obtained for leakage current.
The reasons for this and a possible method for obtaining
useful data will be discussed in Chapter V
.
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Figure <+-2 Normalized threshold voltage versus annealing
t i me .
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TABLE <t-<t
SATURATION TRANSCONDUCTANCE IN MICROMHOS
Ga te Size



























Pre-Rad *4.63 8.*48 6. 1<+ *4 . 4£ 12.53 12.01 3.31 3.09 10.*42
1.0 X 10'" 5.08 8.70 6.^+0 5.96 13.72 12.^+7 3.86 3.*43 1 1 . 4-0
1.1 X 10 '•"'' 6.86 10.23 7.-42 5.75 11.^+0 13.93 *4 .36 *4 . 96 9.72
6.3 X 10-- ; 9.*40 13.03 4.21 4.11 9 . 7*4
1.1X1 0* 3.56 5.59 5.8*4 3.0*4
1.6 X 10* 8. 17 1 1 .85 3.03 3. 10 8.53
Hours afte
F i na 1




27 2.h9 2. 17 6.63
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The threshold voltage decreased with increasing dose
(see Fig. A--1). The shape of the curve was in agreement
with that expected for the gate oxide trapped hole
contribution (see Fig. 2-9). The portion of the curve
labeled interface state contribution was not observed. This
portion of the curve might have become apparent > if the
total dose were increased to 10 ,J or 10''' Rads (Si).
Threshold voltage is affected by annealing at room
temperature. A plot of threshold voltage versus time is
shown in Figure **—S. Rapid annealing should occur during
the period of high oxide charge concentration. Since the
affects of annealing on threshold voltage slowed after
twenty four hours, it appears that a large percentage of
charge dissappeared during this period.
2 Transconductance
Saturation transconductance, g,,,,,,.,^ 1; , was the circuit
gain parameter. It was used to determine the effects of rad-
iation on the product of mobility and capacitance per unit
area, H C,.„, ( Eq . 2-2b ) . g mai> t increased initially and then
decreased with increasing dose (Fig. ^-3 ) . g ,„„,»,«, i continued
to decrease during the entire annealing period (Fig. <-*-<-+).
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The initial increase in g m „ *»*-. (Fig. ^-3) indicates
an increase in H> C<-_. M or both. The decrease in g mm .a t, as
dose increased was expected. The increased charge and
defect density after irradiation would increase the carrier
collision rate and decrease carrier mobility CRefs. 6> and
101 .
3 . Leakage Current
The lack of useful leakage current data was caused
by an incorrect measurement procedure (Chap. III). An
attempt to measure the leakage current with a small drain to
source voltage was not successful. This method did not
detect the changes in leakage current, caused by a back
channel leakage path.
Reference *+ explains a test set-up procedure to
measure leakage current. The drain to source voltage should
be set to 5 volts and the gate should be grounded. The
drain current can then be monitored for leakage current.
The relatively large drain to source voltage will produce a
back channel leakage current if the back channel exists.
The grounded gate should minimize the amount of normal
sub thr esho 1 d-vo 1 t age leakage current.
B. CONCLUSIONS
1 . Summary
The n-channel IGFET is an integral part of CNOS
technology. The n-channel IGFET has a higher current output
6*4
capability than the p-channel IGFET. The higher current
output is due to the greater mobility of electrons as the
majority carrier CRef. 103. The characteristics of the
n-channel IGFET make it an important device for electronic
circuit construction.
The threshold voltage reached fifty percent of its
pre- i rrad i at i on value at 10 s3 Rads (Si) but the n-channel SOS
IGFETs tested were operational to a total dose of 10''' Rads
(Si). This total dose level is at the forefront of SGS
technology CRef 8
D
. Decreasing the gate thickness should
improve the IGFET's radiation hardness beyond its present
value CRef . 6 ] .
The device gain decreases somewhat during
irradiation (Fig. A--3 ) and continues to decrease during the
annealing period (Fig. ^— *+ ) . For some devices tested, the
decrease in gmaat is as high as 50 percent. Dawes CRef. 6]
states that mobility decreases as much as 30 percent at 10''
Rads (Si ) . The decrease in g m ,, - could be due to a decrease
in mobility (Eg. 2-Eb )
.
Successful back-channel leakage current data was not
ob ta i ned
.
2 . Suggest i ons
A method of measuring C,,., directly needs to be
developed so mobility can be obtained from the gmaust data.
If the source* gate and drain aluminum contacts have been
deposited on the individual SOS devices, they will have to
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be taken into consideration when measuring C „. If the
contacts have not been deposited, a method of connecting the
test equipment to the devices will have to be devised.
Development of a method of measuring C,,, ,:, will not be easy
and, possibly, a method of measuring mobility directly would
be easier to develop.
The method of measuring back-channel leakage current
discussed in Section A above should also be implemented.
Power consumption in integrated circuits is an important
consideration and must be kept to a minimum. The effects of
an increased leakage current would be an important parameter
to mon i tor
.
The experiment should be conducted again when NOSC
has developed a thinner gate oxide n-channel IGFET. The
results can then be compared to see if radiation hardness




This is the run sheet provided by Dr. Ron Reedy of NOSC
for the SOS device fabrication.
OVERALL RUN DESCRIPTION
RR-12 PROCESS 303B
This is the run sheet for the B process of the 303 mask set. This run
of this process is labelled RR-12. Ron Reedy should .be contacted for
inspection after completion of each line item. All insertions into
furnaces should be done with a 10 minute push and pull time, as the
sapphire substrates are susceptible to breakage, especially during pulls
from high temperature furnaces.
MATERIAL
There will be four SOS wafers from the Union Carbide lot received in
April, 1985 and miscellaneous n and p type test wafers (abbreviated TW
with identity number) as noted. The wafers are labelled SOS 60, 61, 62
and 63.
THREE PROCESS SHEETS ARE ATTACHED
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PROCESS 303B, CMOS SOS
Date In Out Description Meausrements
Field implant, B,
SOS 60 and 61
75keV, 5E11 cm-2 and
30keV, 5E11 cm-2
SOS 62 and 63
75keV, IE 12 cm-2 and
30keV, lEl2cm-2
Grow 300 Angst SiOp,
Gate, 20 min., steam
875 C C, NO HCl
during growth,
butSCl&2





ALL IN ONE DAY
Etch Si (equal weights
K0H and DI H20,
cover with n-propyl
etch at 70°C
CONTINUED ON NEXT SHEET
6B
PROCESS 303B, PAGE 2
Date In Out Description Meausrements
Photo (303-2), etch
Add p-type TWl for C-V
Grow 925 A gate oxide
55 mm., F=8.5, 875°C, steam
NO HC1 during gate growth
Hold TWl forCV
Add TW2 with Si02
Deposit 3,000 A LPCVD




Measure p of TW2
Photo (303-3), except TW2
Doped poly etch
then oxide etch





Measure p of TW3
CONTINUED ON NEXT SHEET
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PROCESS 303B, PAGE 3
Date In i Out
|
Description Meausrements
Rotox 5,000 A Si02
Densify 30 min in deglaze
photo (303-4), etch
Deposit 8,000 Angst Al,
photo (303-5), etch metal
Sinter, 450°C, N2+H2
GO TO THE HEAD
OF THE CLASS
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PHOTO & ETCH DESCRIPTIONS
1. 303-1
Spin 45 CST 747 Neg resist @ 6000 RPM
Soft bake 30 min. @ 75 °C
Expose 4.0 sec @ 80 watts
Dev. 1.0 min.
Hard bake 30 min. @ 135 °C
Etch 4.0 min oxide etch 10:1 @ 24 °C
Strip resist in Sulf-perox, 10 min
2. 303-2
Prebake 30 min @ 135 °C
Spin 60 CST 747 Neg resist @ 6000 RPM
Soft bake 30 min. @ 75 °C
Expose 4.0 sec @ 80 watts
Dev. 1.0 min.
Hard bake 30 min. @ 135 °C
Etch 5.0 mm oxide etch 10: 1 @ 24 °C
Strip resist in Sulf-perox, 10 min
3. 303-3
Prebake 30 mm @ 135 °C
Spin 60 CST 747 Neg resist @ 6000 RPM
Soft bake 30 min. @ 75 °C
Expose 4.0 sec @ 80 watts
Dev. 1.0 min., measure CD.
Hard bake 30 min. @ 135 °C
Etch mm poly etch
Etch min oxide etch





Prebake 30 min @ 135 °C
Spin 50% HMDS 10 sec, puddle 20 sec, spin 2000 RPM.
Spin NEG 747 resist 6000 RPM, 20 sec,
Soft bake 30 mm @ 75 °C,
Expose 20 sec @ 40 watts,
Develop and rinse, Imin each, blow dry,
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Hard bake 30 min @ 135 °C,
Metal Etch: 80 sec with agitation, rinse, dry, rebake 10 min,
bubble etch to clear,
Strip PR in 712D stripper @ 90 °C, 10 min,
30 min rinse, dry.
6. Doped Poly etch
1090 ml Acetic + 272 ml Nitric + 45 ml HF. Etch at 20-22 °C.
7. Undoped Poly etch
833 ml Nitric + 446 ml DI H20 + 52 ml Ammonium Flouride,
Etch @ 24 °C.
Put bare silicon wafer in etch solution to activate and stabilize.
Agitate during etch but DO NOT break to air during etch.




1. Zenith 121 microcomputer with a Pickles and Trout IEEE-
^+8S interface board installed.
E. Keithley Model 617 Programmable Electrometer.
3. Hewlett-Packard 621A-A power supply.
A- . Tektronix Type 576 curve tracer (with polaroid camera).
5. SOLA 115 v AC Rectifier/Inverter for AC line noise
suppression on the test equipment.
6. Microscope for device observations.
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APPENDIX C
BASIC LANGUAGE COMPUTER PROGRAM
This Basic language program is used to collect the
current versus voltage data in the experiment. The program
interfaces with a machine language program, MICSOPT,
provided by Pickles and Trout for the operation of their
IEEE-488 interface board.
l ooo ' =======================================================
1010 '
1050 ' Control characters (such as line -feed and carriage return) can
1060 ' be entered into the TALK and CONTROL strings by preceding the
1070 ' control character with an ESCAPE. For example, to get the string
1080 ' 1234<ESCAPE>*7.<RETURNXLINE FEED> you would type
1090 ' 1234<. ESCAPE XESCAFE.'*7.< ESCAPEX RETURNX ESCAPEX LINE FEEDX RETURN >.
1100 '
1110 ' ========================================================
1120 * Initialization Routines
1130 '
1140 ' The purpose o-f these routines is to initialize the MIC30FT -function
1150 ' addresses and the communication variables.
1160 '
1170 DEF SEG :' point to ZBASIC'S segment
1180 '
1190 ' Calculate highest available memory -for machine language routines
1200 '
1210 HIMEM=PEEK<2380> *256 + PEEK (2379) - 1500
1220 CLEAR ,HIMEM :' reserve space for routines
1230 '
1240 ' Calculate address o-f the SETUP routine
1250 '
1260 SETUP=PEEK (2380) *256 + PEEK (2379) - 1500 'machine language subroutine
1270 BL0AD"MICS0FT. M" , SETUP :' load machine language routines
12S0 G0SUB 9070 :' load keyin routine
1290 '
1300 ' Set up -function call address variables
1310 '
1320 CALL SETUP (CNTLX, CNTLC7. ,TALK7., TALKC7., LSTN7., LSTNC7., SP0LL7-, PP0LL"
DRENV., REN7., STATUS'/., IFC7., BRSET7., I0SET/C, PR0TCL7., ECH07., I0P0RT7.)
1330 '
1340 ' Call the setup routines to let MICS0FT know what variables to use
1350 '
1360 CLS
1370 CALL I0SET7. (ERC0DE7.. TIM"/., P0LL7.. BUS7.)
1380 CALL PR0TCL7. (E0T7., E0S7., LENGTH7.)























































' Device Initialization Routine


















1. Diode Curves (decade, constant current -from
WARNING: Forward bias direction Only!"
Voltages as high as 300V may be present."
2. Voltage vs Current (Reverse or -forward bias, 2mA max.
3. End program.
"
"Which would you like to do? "; STRING* (4, CHRS (8) >;: INPUT
1 OR F7./3 THEN 1580










IF F7.=3 THEN CLS: END
ON F7. G0SU8 2040,2370
GOTO 1580
DISK INITIALIZATION SUBROUTINE
INPUT "Enter the data -file name (include drive and extension) "
PRINT "All numbers must be preceeded by a letter. (Example: the
PRINT "not be entered as 7/28/85, but can be entered as D_7/28/8
INPUT "Date of the run " , FDATE*
INPUT "Run number (e.g. Rl or RUN1)",FRUN*
INPUT "SEM voltage obtained " , SEMV*
INPUT "SEM capacitor used (e.g. C_ lmi cro-f arad ) ",SEMCS
INPUT "Beam area (BA1.5 SQ CM) " . BEAMA*
INPUT "Any general comments " . GENCOMS
OPEN "0",#1 ,N0DF*
PRINT #1 , "DATE"+FDATE*
PRINT #l,"Run number "+FRUNS
PRINT #1,"SEM voltage"+SEMV*
PRINT #1,"SEM capaci tor "+SEMCS
PRINT #l,"Beam area" +BEAMA*
PRINT #1, "General comments: "+GENC0MS
A1S=" Log Sqrt Log
Bl*=" Current Current Current Voltage Voltage "








1960 ' STRIP READING SUBROUTINE
1970 CHK*=LEFTS(A1«, 1) : "obtain left data byte
1980 IF CHK*="0"THEN 2020 : ' and check for normal or over-flow
1990 Al*=RIGHT*(Al*,LEN(Al*)-4) : "strip prefix (NDCV, VSRC, etc ) -from data
2000 Al*=LEFT*(Al*,LEN(Al*>-2) : 'remove terminator «cr><lf» -from data
2010 RETURN
2020 PRINT "Device has an Over-flow reading. Control C. "
2030 STOP
2050 '
2060 ' DIODE CURVES SUBROUTINE
2070 '
2080 GOSUB 1710 : 'initialize the disk
2090 PRINT "CURRENT VOLTAGE"
2100 CALL CNTL"/. (DEVLA*) : 'device to listen
2110 A1*="C1XZ1XC0XF2R7T2M40X" :'zero device, ohms functi on , range
2120 FOR N=0 TO 5 :'2 Gohms, one-shot trig on GET, and
2130 CALL TALK"/. (A1S) : ' set SRQ for reading done & error
2140 CALL CNTL7. (UNLI*)
2150 GOSUB S690 : 'check l -f the reading is ready
2160 CALL CNTL"/. (DEVTA*)
2170 CALL LSTN"/.(A1») : 'obtain data
2180 CALL CNTL"/. (UNTA*)




2230 V2= (LOG (VI )) /2. 30259
2240 I2=(L0G(I1) > /2.30259
2250 PRINT #1,I1;:PRINT #1,I2;:PRINT #1.V1;:PRINT # 1 , V2 :'data to disk
2260 PRINT II;" ";V1
2270 R8=6-N




2320 CALL TALK"/. (Alt)
2330 CALL CNTL": (UNL I* )
2340 CLOSE #1
2350 INPUT "Press RETURN to continue. ",A1J
2360 RETURN
2370 '
2390 ' VOLTAGE VS CURRENT SUBROUTINE
2400 GOSUB 1710 :' Initiative the disk
2410 CALL CNTL"/. (DEVLA*) :" Device to listen
2420 A1*="C1XZ1XCOXF1ROT2M40X" : " Zero device Amps function
2430 CALL TALK"/. ( A 1 *
)
:'Autoranqe. Trigger on Get, and set























































VMIN*= " " :'VMAX*= " "
ERC0DE7.=0
PRINT "Voltage must be between +102 and -102 volts
INPUT "Starting Voltage " , V0
INPUT "Ending Voltage ".VI
INFUT "Increment size (50E-3 Volts minimum)", SZ
VTEMP=V0 :VSAMP=V1 :FL=0
IF SZ>ABS(V1-V0) THEN 2520




WHILE VTEMP <= VSAMP
CALL CNTL7. (DEVLA*)























IF V2>0 THEN V3=L0G(V2) ELSE
IF 12' THEN I3=>L0G(I2) ELSE
IF I2>0 THEN I4=SQR(I2) ELSE 14=0
PRINT #1, 12; 13: 14; V2;V3
V0=V0+SZ
IF FL = 1 THEN VSAMP=V0 : GOTO 2870
VTEMP == VO
N=N-M
IF N<=20 THEN 2930
N=l




"Concatenate the voltage and
'set-up to take EM reading





Check i -f reading is ready
Obtain data
Strip pre-fix it su-f-fix
Have 617 shut o-f-f Voltage source
and set-up to get voltage output
Get voltage source output value






2960 CALL CNTL7. (DEVLAs)
2970 CALL TALK'/. (Al$)
2980 CALL CIMTL7. (UNLIS
)





8020 ' Report 488 Function Errors
8030 '
8040 '
8050 ' Interpret Error codes and print error messages
8060 '
8070 IP ERC0DE7.<0 THEN 8410
8080 IF ERC0DE7.=0 THEN RETURN
8090 IF ERC0DE7.>255 THEN 8410
8100 PRINT "Error code = " ; ERC0DE7.
8110 FOR 1=7 TO STEP -1
8120 10=2" I
8130 R9=ERC0DE7.-I0 : IF R9 < THEN 8370
8140 ERC0DE7.=R9
8150 ON 1+1 GOTO 8170,8200,8220.8250,8230,8310,8330,8350
8160 '
8170 PRINT "SETUP ERROR - either I0SET7. or PR0TCL7. wasn't called be-fore"
8180 PRINT " using one o-f the MSOFT communication -functions"
8190 GOTO 8370
8200 PRINT "NO LISTENERS - I cannot talk to mysel-f 1 "
8210 GOTO 8370
8220 PRINT "SERIAL POLL ADDRESS ERROR - no more than one secondary address"
8230 PRINT " may follow a primary address"
8240 GOTO 8370
8250 PRINT "SERVICE REQUEST - a 488 device is requesting service"
8260 GOSUB 8690
8270 ERC0DE7.=0 : RETURN
8280 PRINT "TIMEOUT ERROR - the speci-fied amount o-f time has elapsed without'
8290 PRINT " completing a 488 handshake cycle"
8300 GOTO 8370
8310 PRINT "ATN TRUE - an external controller is trying to issue a command"
8320 GOTO 8370
8330 PRINT "IFC TRUE - reset 488 inter-face"
8340 GOTO 8370
8350 PRINT "S-100 RESET - reset interface (CONTROL C>"
8360 GOTO 8370
8370 NEXT I
8380 PRINT "Error condition must be corrected be-fore continuing. Enter ~C. "
8390 STOP
8400 RETURN





8450 ' String Input Routine
8460 '
8470 ' Get the string. Gather control codes 1 -f preceded by <ESCAPE>.
8480 '
8490 A1*=" M
8500 GOSUB 9220 'MACHINE LANGUAGE INPUT ROUTINE
8510 IF ASC(A8*)<>13 THEN 8540 : ' <RETURN> terminates input
8520 PRINT
8530 RETURN
8540 ' Use backspace key -for character at a time deletion
8550 IF ASC(A8*>=8 THEN IF LEN(A1*)>0 THEN 8570 ELSE 8500
8560 GOTO 8630
keep deleted char
remove deleted char -from string
delete char from CRT
8570 A9*=RIGHT*(A1«, 1)
8580 A1S=LEFT$ ( A 1 S, LEN ( Al S > - 1
>
8590 PRINT CHRS(8):" ";CHR*(S>;
8600 ' I-f deleted char is a control char must also delete leading caret
8610 IF ASC(A9*><32 THEN PRINT CHR*<8>;" ";CHR*<8);
8620 GOTO 8500
8630 IF ASC(A8*>=27 THEN GOSUB 9220 : ' <ESCAPE> means get next char
8640 ' Show the control character. I-f not a space preceed character with
8650 ' a caret. Change the control character into a printing character .
8660 IF A8*>=" " THEN PRINT ABS; ELSE FRINT ""- "+CHR* (64+ASC ( A8$) ) ;








8750 CALL SP0LL7. (Al $, B 1 S >
8760 IF S:20 THEN RETURN
8770 R9=P0LL7. - 128 : IF R9 THEN P0LL7.=R9
8780 R9=P0LL'/.-64 : IF R9<0 THEN 8730 : * Was an SRQ generated
8790 F0LL"/.=R9
8800 FOR 1=5 TO STEP -1
8810 S=2"I
8820 R9=P0LL7. - S : IF R9 < THEN 9050
8830 P0LL7.=R9
8840 ON 1+1 GOTO 9040,9040,9050,9030,9050.8850
8850 CALL CNTL7. ( DEVLA*) : 'Error'
8860 A1*="U1X"
8870 CALL TALK"/. (All)
8880 CALL CNTL7. (UNL I * )
8890 CALL CNTL7. ( DEVTAS >
8900 CALL LSTNV.(AIS) : 'Obtain status word
8910 CALL CNTL7. (UNTAS)
8920 Al*=RIGHTS(Al$.LEN(Al*>-3) : 'Strip 617 -from status
8930 A1S=LEFT* (Al*, LEN (Al*) -5) : 'Strip trailing zeroes tt terminator
8940 CHk*=LEFTS (Al*,2)
8950 IF VAL(CHkS>=0 THEN 8960 :PRINT "IDDC or IDDCO error."
79
8960 CHK*=RIGHT*(A1», 1)
8970 IF VAL(CHKS>=0 THEN 8990 : PRINT "Out o-f range voltage source value."
8980 CHk$=RIGHTS<Al*,2)
8990 IF VAL(CHK*)>9 THEN PRINT "Trigger overrun."
9000 PRINT "Error code word is ";A1*
9010 INPUT "You should consider aborting the run i -f an error exists. ",A1*
9020 GOTO 9050
9030 GOTO 9050








9120 DATA 04, 43, 8B, IF, 88,07, CA, 02, 00
9130 '
9140 DIM GETKEY(4)
9150 FOR 1=1 TO 17
9160 READ X*: X=VAL ("?<H" + X*)





9220 ASS=" "+"": PRINT CHRs < 27) ; "y5" ; : KEY IN=VARPTR (GETKEY (0 ) > : CALL KEY IN ( A8* ) : PR I





The following graphs were used to obtain the threshold
voltage and transconduc tance data tabulated in Chapter IV.
The doses referred to in the graph titles are those of
Tables ^-1 and ^-2. The y-axis of each graph is in units of
square root of amps.
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